Notice of Allowability	Application No.	Applicant(s)
	10/025,165	CERVANTES, JOSE L.
	Examiner	Art Unit
	Suresh K. Suryawanshi	2115
The MAILING DATE of this communication apperature All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this apport of the appropriate communication GHTS. This application is subject to and MPEP 1308.	plication. If not included will be mailed in due course. THIS
•	3111121100 .	
2. 🔀 The allowed claim(s) is/are <u>1-24,28,30 and 31</u> .		
 Acknowledgment is made of a claim for foreign priority un a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). * Certified copies not received:	been received. been received in Application No	
Applicant has THREE MONTHS FROM THE "MAILING DATE" on noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be submi INFORMAL PATENT APPLICATION (PTO-152) which give		
5. CORRECTED DRAWINGS (as "replacement sheets") must be submitted.		
(a) 🔲 including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached		
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date		
(b) including changes required by the attached Examiner's Paper No./Mail Date	s Amendment / Comment or in the C	office action of
Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the		
 DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT F 		
		·
Attachment(s)	E Notice of Informal D	stant Application (RTO 450)
 Notice of References Cited (PTO-892) Notice of Draftperson's Patent Drawing Review (PTO-948) 	5. ☐ Notice of Informal P	atent Application (PTO-152)
3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/0	Paper No./Mail Dat	ė .
Paper No./Mail Date		neno Comment
 Examiner's Comment Regarding Requirement for Deposit of Biological Material 	8. ☐ Examiner's Stateme 9. ☐ Other THOMA SUPERVISC > CONTROL THOMA	
		Long Ju

Art Unit: 2115

÷.,

EXAMINER'S AMENDMENT

Page 2

1. An examiner's amendment to the record appears below. Should the changes and/or

additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR

1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the

payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with

Steven E. Dicke (Reg. No. 38,431) on 12/12/05.

2. The application has been amended as follows:

In the Claims:

Claims 1, 9, 10, 11, 16, 17, 21, 22, 23, 28, 29 and 30 are amended as follows:

1. ([Previously Presented] Currently Amended) A portable computer having a first

power mode and a second power mode, comprising:

a first memory bus;

a second memory bus; [and]

a control system coupled to the first memory bus and the second memory bus,

wherein the control system is configured to operate the first memory bus and the second

memory bus at a first speed in the first power mode, and a second speed different than the

first speed in the second power mode[.]; and

Application/Control Number: 10/025,165 Page 3

Art Unit: 2115

a performance level input in communication with the control system for defining the first clock speed and the second clock speed wherein the performance level input is configured to allow a user to select between a slow memory bus speed or a fast memory bus speed relative to the slow memory bus speed for the first clock speed and the second clock speed.

- 9. ([Origin] <u>Currently Amended</u>) The computer of claim 8, wherein the <u>first</u> memory bus <u>and the second memory bus are</u> [is] in communication with the chipset.
- 10. ([Origin] <u>Currently Amended</u>) The computer of claim 1, further comprising an override switch coupled to the control system for switching the <u>first</u> memory bus <u>and the</u> second memory bus to the first speed or the second speed.
- 11. ([Previously Presented] <u>Currently Amended</u>) A computer having a first battery power mode and a second external power mode, the computer comprising:
 - a random access memory;
 - a read only memory;
 - a first memory bus in communication with the random access memory;
 - a second memory bus in communication with the read only memory; [and]

Art Unit: 2115

a control system coupled to the first memory bus for reading and writing the

Page 4

random access memory and to the second memory bus for reading the read only memory,

the control system including a clock generator, wherein the control system is configured

to operate the first memory bus and the second memory bus at a first clock speed in the

first battery power mode, and a second clock speed greater than the first clock speed in

the second power mode[.]; and

a performance level input in communication with the control system for defining

the first clock speed and the second clock speed wherein the performance level input is

configured to allow a user to select between a slow memory bus speed or a fast memory

bus speed relative to the slow memory bus speed for the first clock speed and the second

clock speed.

16. ([Origin] <u>Currently Amended</u>) The computer of claim 8, wherein the <u>first</u> memory

bus and the second memory bus are [is] in communication with the chipset, and the

chipset is in communication with the clock generator.

17. ([Previously Presented] <u>Currently Amended</u>) A mobile computing device having

a first battery power mode and a second external power mode, the device comprising:

a random access memory;

a read only memory;

Art Unit: 2115

a first memory bus in communication with the random access memory;

a second memory bus in communication with the read only memory; [and]

a control system coupled to the first memory bus for reading and writing the

random access memory and to the second memory bus for reading the read only memory,

the control system including a clock generator, wherein the control system is configured

to operate the first memory bus and the second memory bus at a first clock speed in the

first battery power mode, and a second clock speed greater than the first clock speed in

the second power mode[.]; and

a performance level input in communication with the control system for defining the first clock speed and the second clock speed wherein the performance level input is configured to allow a user to select between a slow memory bus speed or a fast memory bus speed relative to the slow memory bus speed for the first clock speed and the second

clock speed.

21. ([Previously Presented] <u>Currently Amended</u>) A method of managing power in a

mobile computing device comprising:

determining whether the mobile computing device is operating in a first power

mode or a second power mode;

operating a first memory bus and a second memory bus at a first bus speed when

the mobile computing device is in the first power mode; [and]

Art Unit: 2115

operating the first memory bus and the second memory bus at a second bus speed different from the first bus speed when the mobile computing device is in the second power mode[.]; and

Page 6

a performance level input for defining the first bus speed and the second bus

speed wherein the performance level input is configured to allow a user to select between

a slow memory bus speed or a fast memory bus speed relative to the slow memory bus

speed for the first bus speed and the second bus speed.

- 22. ([Original] <u>Currently Amended</u>) The method of claim 21, further comprising controlling a clock generator to determine the <u>first</u> bus speed <u>and the second bus speed</u>.
- 23. ([Original] <u>Currently Amended</u>) The method of claim 21, further comprising:

 determining the <u>first</u> [memory] bus speed <u>and the second bus speed</u> independent

 of an internal processor bus speed.
- 28. ([Previously Presented] <u>Currently Amended</u>) A mobile computing device having a first battery power mode and a second external power mode, the device comprising:
 - a read only memory;

a random access memory;

Art Unit: 2115

a first memory bus in communication with the random access memory;

a second memory bus in communication with the read only memory; [and]

Page 7

a control system coupled to the first memory bus for reading and writing the

random access memory and to the second memory bus for reading the read only memory;

a clock generator in communication with the control system, wherein the control

system is configured to operate the first memory bus and the second memory bus at a first

clock speed in the first battery power mode, and a second clock speed in the second

power mode; and

a performance level input in communication with the control system for defining

the first clock speed and the second clock speed[.] wherein the performance level input is

configured to allow a user to select between a slow memory bus speed or a fast memory

bus speed relative to the slow memory bus speed for the first bus speed and the second

bus speed.

29. Cancelled.

30. ([Previously Presented] Currently Amended) The device of claim [29]28, further

comprising:

wherein the performance level input is configured to allow a user to select a user

defined memory bus speed for the first clock speed and the second clock speed.

Application/Control Number: 10/025,165 Page 8

Art Unit: 2115

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Suresh K. Suryawanshi whose telephone number is 571-272-3668. The examiner can normally be reached on 9:00am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

sks December 13, 2005

SUPERVISE THE SUPERVISE OF THE SUPERVISE